



Bringing Source-Level Debugging Frameworks to Hardware Generators

Keyi Zhang, Zain Asgar, Mark Horowitz

Computer Science Department

Stanford University

• The Good:

- Huge leaps in front-end design tools productivity
 - Hardware generator frameworks embedded in a host programming languages, such as Chisel
 - High level synthesis tools that turn C/C++ into RTL
- More software-oriented concepts/constructs
 - Object-oriented programming
 - Functional programming
 - Software/hardware co-design




•	The Good:	// SLT, SLTU
	 Huge leaps i 	<pre>val slt = Mux(io.in1(xLen-1) === io.in2(xLen-1), io.adder_out(xLen-1), Mux(onallysissed(is fs) is is 2(vlos 1) is is 1(vlos 1)))</pre>
	 Hardware 	Mux(cmpUnsigned(io.fn), io.in2(xLen-1), io.in1(xLen-1))) io.cmp_out := cmpInverted(io.fn) ^ Mux(cmpEq(io.fn), in1_xor_in2 === UInt(0), slt) ages, such as Chisel
	 High level : 	// SLL, SRL, SRA
	 More softwa 	
	 Object-orie 	
	 Functional 	val shin_hi_32 = Fill(32, isSub(io.fn) && io.in1(31)) val shin_hi = Mux(io.dw === DW_64, io.in1(63,32), shin_hi_32)
	 Software/h 	val shamt = Cat(io.in2(5) & (io.dw === DW_64), io.in2(4,0)) (shamt, Cat(shin_hi, io.in1(31,0))
		} val shin = Mux(io.fn === FN_SR io.fn === FN_SRA, shin_r, Reverse(shin_r))

Chisel code for RocketChip



- The Bad and the Ugly:
 - Generated RTL is obfuscated due to compiler optimizations
 - Low-level RTL
 - Loses designer intent
 - Verification has to be done at RTL level for integration tests
 - Productivity gain from front-end design is lost in verification





Generated RTL from the code shown before




Introducing hgdb

- Source-level debugging
- Minimal performance overhead
- No RTL changes required
- Two complete debuggers
 - VSCode
 - gdb-inspired console debugger

- All major simulators
 - Big 3
 - Verilator
 - iverilog
- FSDB and VCD Replay
 - Reverse debugging!




System design






Low overhead breakpoint emulation






Low overhead breakpoint emulation





Low overhead breakpoint emulation





Emulate with correct semantics

•••

```
logic [31:0] sum;
logic [31:0] data[4];
```

```
always_comb begin
sum = 0;
for (int i = 0; i < 4; i++) begin
if (data[i] % 2) begin
sum += data[i];
end
end
end
```

Stack frame:

data	1	2
	3	4
sum	4	
i	4	



- Insight:
 - Static single assignment (SSA) and loop unrolling are commonly used in compiler optimization.
 - Use these transformation artifacts to help debugging.



•••

logic [31:0] sum; logic [31:0] data[4];

```
always_comb begin
sum = 0;
for (int i = 0; i < 4; i++) begin
if (data[i] % 2) begin
sum += data[i];</pre>
```

end

end end

Original Code



end

```
logic [31:0] sum;
logic [31:0] data[4];
always_comb begin
   sum = 0;
   if (data[0] % 2) sum += data[0];
   if (data[1] % 2) sum += data[1];
   if (data[2] % 2) sum += data[2];
   if (data[3] % 2) sum += data[3];
```

Code after loop unrolling




```
logic [31:0] sum, sum0, sum1, sum2, sum3, sum4;
logic [31:0] data[4];
assign sum0 = 0;
assign sum1 = data[0] % 2? data[0]: sum0;
assign sum2 = data[1] % 2? sum1 + data[1]: sum1;
assign sum3 = data[2] % 2? sum2 + data[2]: sum2;
assign sum4 = data[3] % 2? sum3 + data[3]: sum3;
assign sum = sum4;
```

Code after Single-Static-Assignment transformation



•••

```
logic [31:0] sum;
logic [31:0] data[4];
```

```
always_comb begin
sum = 0;
for (int i = 0; i < 4; i++) begin
if (data[i] % 2) begin
sum += data[i];
end
end
end
```


•••

```
logic [31:0] sum, sum0, sum1, sum2, sum3, sum4;
logic [31:0] data[4];
```


```
assign sum0 = 0;
assign sum1 = data[0] % 2? data[0]: sum0;
assign sum2 = data[1] % 2? sum1 + data[1]: sum1;
assign sum3 = data[2] % 2? sum2 + data[2]: sum2;
assign sum4 = data[3] % 2? sum3 + data[3]: sum3;
assign sum = sum4;
```

One to many mapping due to loop unrolling









































logic [31:0] sum, sum0, sum1, sum2, sum3, sum4; logic [31:0] data[4];

```
assign sum0 = 0;
 assign sum1 = data[0] % 2? data[0]: sum0;
 assign sum2 = data[1] % 2? sum1 + data[1]: sum1;
 assign sum3 = data[2] % 2? sum2 + data[2]: sum2;
__assign sum4 = data[3] % 2? sum3 + data[3]: sum3;
 assign sum = sum4;
```


























Put everything together: only two breakpoints are enabled






Put everything together: only two breakpoints are enabled






















Unified simulator interface





Unified simulator interface

Primitives:


- Get breakpoints from source location
- Get scope and instance information for each breakpoint
- Resolve scoped variable names to full name
- Resolve instance variable names to full name

Synopsys

VCS®

Cadence®

XceliumTM





Hgdb debuggers

	[Exte	ension Development Host] - ImplicitStateVendingMachine.scala - examples - Visual Studio Code	- • 8
File I	Edit Selection View Go Run Terminal Help		
ф	RUN 🕨 No Configurations 🗸 🐯 …	🛢 ImplicitStateVendingMac 🗄 🕨 🗘 🐈 🏌 🏷 🏷 📲 🗖	ц II
	<pre>VARIABLES V Local V Generator Variables clock: 1 incValue: 1 v io: Object dine: 0 dispense: 1 nickel: 1 reset: 0 value: 4</pre>	<pre>ImplicitStateVendingMachine.scala 1 // SPDX-License-Identifier: Apache-2.0 2 3 package examples 4 5 import chiselTests.ChiselFlatSpec 6 import chisel3</pre>	
Ē	✓ Simulator Values	<pre>11 val value = RegInit(0.asUInt(3.W))</pre>	
		<pre>12 val incValue = WireDefault(0.asUInt(3.W))</pre>	
•	V WATCH V CALL STACK PRUSED ON BREAKPOINT Instance ID 1 ImplicitStateVendingMachine	<pre>val doDispense = value >= 4.U // 4 * nickel as 1 == \$0.20 14 value o := 0.U // No change given 17 } .otherwise { 18 value = : value + incValue 19 } 20 21 when (io.nickel) { incValue := 1.U } 23 24 io.dispense := doDispense 25 } </pre>	
() () () () () () () () () () () () () (v BREAKPOINTS v BIREAKPOINTS v ImplicitStateVendingMachine.scala v ImplicitStateVendingMachine.scal	<pre>26</pre>	

•••


> hgdb -i debug.db Simulator: xmsim(64) 19.03-s003 Command line arguments: xrun mod.sv tb.sv -access +r -sv_lib libhgdb.so -loadvpi libhgdb.so:initialize_hgdb_runtime Simulation paused: true (hgdb) list test.py:25 20 for i in range(buffer_size): 21 data[i] = 0 22 counter = 0 23 else: 24 data[counter] = in_ 25 counter += 1 26 27 @always_comb 28 def average(): 29 out = 0 30 for i in range(buffer_size): (hgdb)

Terminal based



Visual Studio Code

Hgdb debuggers



Integration with hardware generators





Working with Firrtl compiler


```
Input: CircuitState
Output: Table
Annotations \leftarrow {};
foreach node ∈ CircuitState do // First pass
    if node is statement then
        node.enable \leftarrow ComputeEnableCondition(node);
    end
    Annotation \leftarrow Annotations \cup {node}
end
// FIRRTL transformations;
IRNodes \leftarrow {};
foreach node \in Annotations do
    if node \in CircuitState then
        IRNodes \leftarrow IRNodes \cup node;
    end
end
Table \leftarrow ComputeSymbolTable(IRNodes);
```

First pass:

- Insert annotation and compute enable condition
- (Debug mode) insert DontTouchAnnotation
- Second pass:
 - Collect annotations and only compute symbol table if the IRNode still exists



Performance evaluation



- Rocketchip built-in benchmark
- Debug mode refers to passes disable compiler optimization
- 5% performance overhead



Conclusion

- Hardware generators are new, and debugging infrastructure is missing
- Hgdb connects hardware generator frameworks and existing simulators
 - Works with all major simulator vendors
 - Brings source level debugging
- Hgdb is an open-source framework from Stanford AHA! center
 - Contributions are welcome!



https://github.com/Kuree/hgdb

